In this study, a very dilute solution (NH 4 OH:H 2 O 2 :H 2 O 1:8:64 mixture) was employed to reduce the thickness of commercially available SOI wafers down to 3 nm. The etch rate is precisely controlled at 0.11Å s −1 based on the self-limited etching speed of the solution. The thickness uniformity of the thin film, evaluated by spectroscopic ellipsometry and by high-resolution x-ray reflectivity, remains constant through the thinning process. Moreover, the film roughness, analyzed by atomic force microscopy, slightly improves during the thinning process. The residual stress in the thin film is much smaller than that obtained by sacrificial oxidation. Mobility, measured by means of a bridge-type Hall bar on 15 nm film, is not significantly reduced compared to the value of bulk silicon. Finally, the thinned SOI wafers were used to fabricate Schottky-barrier metal-oxide-semiconductor field-effect transistors with a gate length down to 30 nm, featuring state-of-the-art current drive performance.
Introduction
Extending the CMOS scaling to the end of the ITRS roadmap requires not only a gate length of metal-oxide-semiconductor field-effect transistors (MOSFETs) down to 10 nm, but also a channel thickness of silicon-on-insulator (SOI) devices less than 10 nm, because CMOS performance such as threshold voltage [1, 2] , short channel effects [3] , switching speed [4] and power reduction relies on the silicon film thickness. Moreover, ultrathin SOI wafers (down to 10 nm) are desirable for many other applications, for example quantum devices [5] [6] [7] , biosensors [8] and compliant or universal substrates for growth of epitaxial Si 1−x Ge x film [9, 10] .
In 1998, Hobart et al [11] fabricated ultrathin SOI wafers (5 ± 0.5 nm) for the first time by combining the bond-andetch-back and film separation of H-implantation techniques. Although silicon films can be thinned directly by reducing the O + dose and implant energy in the SIMOX process [12] , by using lower H + implantation energy in the smartcut wafers (Unibond) [13] , as well as by adjusting epitaxial silicon layer thickness in the epitaxial layer transfer (ELTRAN) [14] and nanocleave process [15] , there are certain limitations to reaching a thickness lower than 10 nm. For commercially available SOI wafers, two different methods have frequently been used to reduce the original film thickness. One is sacrificial oxidation [16] . The thermal oxidation converts silicon to silicon dioxide, which is later removed by a HF solution. In such a way, silicon is consumed and the film is thinned. In 2000, Popov et al [17] obtained a 10 nm silicon film by layer-by-layer sacrificial oxidation. This method produces a well-controlled thickness, but presents two drawbacks. (1) It increases the amount of interstitial defects [18] and deforms the defect shape [19] , such as size increase, even dewing and agglomerating the ultrathin film into 3D silicon islands at high temperatures [20] . The defect deformation strongly reduces the carrier lifetime and greatly degrades the device performance. (2) It creates an undesired stress at the buried oxide interface induced by the large amount of thermal cycling from 300 to 900
• C. The residual stress changes the doping profile and leads to hump-type leakage current [21] . The other method for reducing the silicon film thickness is wet etching based on the direct removal of silicon in aqueous alkaline solution. Among etching solutions, the most widely used are KOH, NaOH, ethylenediaminepyrocatechol-water (EDP) and hydrazine [22] [23] [24] . But the first two are oxide-mobile-ion-contamination etchants and the last two are carcinogens. Generally, wet etching is used as a first (rough) thinning step since the etch rate cannot be well controlled and the etched silicon surface may become significantly rough. NH 4 OH:H 2 O 2 :H 2 O (1:1:5) mixture is widely used as a solution (known as SCI-1 solution) for cleaning organic and metallic contaminations on silicon surfaces [25] . However, it could also be chosen as a solution [26] for etching silicon film due to its advantages compared to other hydroxides, such as mild toxicity, lower heavy metal concentration and compatibility with the CMOS process [27] [28] [29] . The mechanism of etching silicon in an aqueous ammonia solution is indeed oxidation of silicon [30] . Surface silicon atoms react with the OH −1 group and oxidation occurs. Oxidation products of silicon are either a soluble silicate (etching: see equation (1)) or dense silicon oxide (passivation: see equation (3)). Whether the result is an etching reaction or a passivation reaction depends on the diffusion rate of the oxidation product to the solution. If the oxidation rate is faster than the diffusion rate, a passivation oxide film will be formed at the silicon surface. Otherwise, the oxidation products have sufficient time to diffuse to the solution and the etching of silicon will occur.
The silicon etching reaction is given by [31] Si + 4OH −1 ⇒ Si(OH) 4 + 4e
The passivation reaction can be written as
As long as the oxidation of silicon is dominated by the passivation reaction in certain conditions like low temperature, low OH −1 concentration and no agitation, the silicon etch rate is very low. In this case, the silicon etch rate is in fact the etch rate of the passive silicon dioxide film. Therefore, wet etching can be used for precise adjustment of silicon film thickness.
Zhang et al [32] concentration of 1 M in the mixture is much larger than the critical value so that the etch rate remains constant during the etching procedure. Section 2 describes the wet etching process and etch rate. In section 3, thickness uniformity of the films is discussed based on spectroscopic ellipsometry (SE) and high-resolution x-ray reflectivity (XRR). In section 4, the morphology of the film is analyzed by atomic force microscopy (AFM). In section 5, the residual stress in the film is evaluated comparing the SOI wafer curvature before and after thinning. In section 6, hole mobility in the thin SOI wafers is calculated by means of a bridge-type Hall bar on a thin SOI wafer. A conclusion can be found in section 7.
Wet etching process and etch rate
We used p-type Unibond SOI wafers with (100) orientation and a moderate doping concentration of 5 × 10 17 cm −3 . Before wet etching, the wafers were cleaned by H 2 SO 4 + H 2 O 2 (5:1) to remove impurities, such as particles and metal ions, and rinsed with deionized (DI) water. The native oxide was removed from the silicon surface using a 2% HF solution for 20 s. Then, the original silicon thickness (50 nm) was reduced to 20, 15, 10, and 3 nm at 70
• C in a mixture of NH 4 [32] . This implies that the silicon surface in the solution is passivated due to the formation of a dense oxide film. The etch rate is essentially that of the passive silicon dioxide film. It is worth noting that the etch rate of the passive silicon dioxide produced in aqueous ammonia solution is larger than that of thermal oxide (0.025Å s −1 ) due to the difference in defect density.
Moreover, p-type Unibond SOI wafers with (100) orientation and a low doping concentration of 5 × 10 15 cm
were thinned by using the same solution. The measured etch rate turned out to be identical for both low and moderate doping concentrations. This is due to the fact that the boron concentration does not exceed 2 × 10 19 cm −3 , a doping concentration beyond which the etch rate decreases [33] . It was also found that the aging of the solution used in this work is 40 min. After 40 min, the etching solution becomes less efficient. This can be explained by the fact that the OH −1 in the solution was exhausted and residues, which act as a barrier to inhibit any further etching, might appear on the silicon surface.
Thickness uniformity measurements
The key issue for fabricating thin SOI wafers is to achieve a good thickness uniformity, which guarantees uniform device characteristics. In order to evaluate the thickness uniformity of the thin films, a 3 inch wafer was mapped cyclically by SE. Figure 1 shows the locations of 25 measured sites by a mapping program. Figure 2 shows silicon film thicknesses versus measured sites at different thinning steps for an SOI wafer (sample 1 in table 1), which has an original thickness of 48.24 ± 0.48 nm. The targeted thickness is 3 nm, while the obtained average thickness is 2.75 nm. The deviations of each thinning step are also summarized in the figure. They only have a slight difference. The deviation neither degrades nor improves. Surface fluctuation in thickness is transferred perfectly in each thinning step. Table 1 gives the original and final deviations of 7 wafers. It verifies again that the final deviation has no significant change compared with the original one for each wafer, namely the final deviations are within the original specifications of the SOI wafer. It can be seen from the table that the maximum difference between the targeted and obtained thicknesses for the 7 wafers is less than 1 nm. This shows that the present etching process is precisely controlled.
SE is used as a standard metrology tool for the thickness measurements. But, when the film is very thin, the refractive index of the bulk may not be used or the chemical composition of the film may not be the same as that of the bulk. To confirm the results measured by SE, a thinned SOI wafer (sample 3 in table 1), with a silicon average thickness of 9.8 nm and a buried oxide (BOX) thickness of 145 nm, was analyzed further by high-resolution XRR [34] . Figure 3 shows the x-ray reflectogram recorded for sample 3 together with the best fit to the experimental data. The x-ray reflectivity is plotted as a function of the component of the photon momentum in a vacuum perpendicular to the sample surface (kz0). When x-rays touch the sample surface, the field is totally reflected below the critical angle (θ C for total external reflection). Above θ C , x-rays penetrate into the surface and are reflected by internal interfaces, resulting in constructive and destructive interferences. Therefore, the reflected intensity is modulated and exhibits fringes whose period in reciprocal space is inversely proportional to the thicknesses of the partially reflecting films. In our case, the multiple structure is composed of a silicon film, the BOX and the silicon substrate. In the reflectogram shown in figure 3 , two sets of oscillations can be distinguished, consistent with the existence of two films. From the periods of oscillation ( kz), two film thicknesses d of about 10 and 145 nm can be obtained by using d = π( kz) −1 . The first value is very close to the film thickness (9.8 nm) measured by SE, which indicates that the SE technique can still be used to evaluate the thickness of about 10 nm silicon films. The other value corresponds to the BOX thickness.
A finer analysis of the structure can be made by fitting a model of the index of refraction to the XRR data [35] (because indices of refraction in the x-ray range directly depend on electron densities). The results of this procedure are reported in the inset of figure 3 as electron density versus vertical distance. The electron density profile has distinct regions labeled I, II, III. Region I is related to the silicon substrate with Figure 3 . X-ray reflectivity and best fit to the experimental data for sample 3; the fit is shifted upwards for clarity. The inset shows the corresponding electron density profile; Z = 0 is defined as the silicon substrate. θ c is the critical angle from which the reflectivity drops bellows 1; ( kz) film is used to determined the film thickness, while ( kz) BOX corresponds to the BOX thickness.
a density of 0. 
Thin film morphology
The surface quality of the silicon film strongly influences the gate oxide reliability and device behavior. A rough surface results in carrier mobility and lifetime degradation [36] , current drive reduction, subthreshold swing deterioration, off-state leakage current and low frequency noise increase.
The RMS surface roughness of 0.16 nm for sample 3 has been extracted from the fitting model of index of refraction in XRR. It averages the optical response of a relatively large area (about 1.5×1.5 cm 2 ). A more local measurement of the surface roughness was performed by AFM. It reveals that the local RMS surface roughness is also 0.16 nm (see figure 4(a) ) in a randomly selected area of 3×3 μm 2 ( figure 4(b) ). Importantly, the value of the RMS surface roughness measured by SE or XRR is smaller than the original value of the Unibond SOI wafer (0.2 nm). Indeed, the optimized ratio in the etching mixture not only maintains the etching silicon speed but also minimizes the amount of surface roughness [37] .
Moreover, the correlation length of the surface roughness was also estimated as follows. The autocorrelation function of the AFM images was calculated as the inverse Fourier transform of its magnitude squared Fourier transform, or power spectral density (autocorrelation theorem) [38] , and was circularly averaged to obtain the radial autocorrelation function. Then the radial autocorrelation function was fitted with the correlation function proposed by Sinha et al [39] , i.e. decreasing exponential function, to obtain the correlation length. Based on figure 4(b), we obtained a value of 15 nm. For an isotropic random rough surface, the correlation length roughly corresponds to the average surface feature diameter.
In addition, it is believed that the amount of surface defects is not increased during the wet etching process. Besides dislocations and stacking faults, surface defects on SOI wafers are mainly classified into three categories: particle, cop and shallow pit. Based on the particle removal performance of the SC1-1 solution, the particle-type defects were removed by several thinning steps. The pit-type defects are not located on the silicon layer but in the BOX; therefore, most of the pittype defects do not exhibit significant deformation at such a low process temperature. The cop-type defects, which have lost the original silicon layer, grow slower in the wet etching process than in sacrificial oxidation [40] , because the etch rate of silicon dioxide is much smaller in the very dilute SC1-1 solution than in HF solution.
Average residual stress in thin film
As the device dimensions are reduced and the packing density of circuits is increased, the residual stress induces more and more effects. It can cause wafer warpage, film cracking, defect formation and dopant redistribution. Shin et al [21] reported that the stress in the buried oxide interface induces hump-type leakage current and degrades SOI MOSFETs characteristics. Therefore, it is necessary to keep the stress as low as possible during SOI thinning.
We calculated the average stress for sample 3. The calculation method relies on the Stoney formula [41] . By measuring the curvature radius of the SOI wafer before (R b ) and after (R a ) thinning, the average stress can be expressed as
where E s (130 GPa) and v s (0.28) are the Young's modulus and Poisson ratio for silicon (100) orientation, respectively [42] . d is the substrate thickness (675 μm). d f is the film thickness. The curvature radii R a and R b (R p ) are given by
where h max is the maximal deflection of the wafer surface (see figure 5 ). It was measured by a Dektak profilometer over a distance L (50 mm). Using equations (4) and (5), the average stress is calculated to be 24.4 Mpa for the 10 nm SOI film. This value is smaller than the published data (10 2 -10 5 MPa) [43] [44] [45] obtained when a thermal oxidation route is considered. It is worth noting that the stress is increased with decreasing thickness. When the film is reduced from 10 to 3 nm, the stress is increased from 24.4 to 300 MPa. This is due to the fact that when the film thickness decreases, more stress is transferred from the substrate to the film.
Carrier mobility in thinned SOI wafers
An SOI wafer with a film thickness of 15 nm was used to fabricate a bridge-type Hall bar for hole mobility measurements. Figure 6 shows the layout of the bridge-type Hall bar. The current I flows into 1 and out of 4, and the voltage V is measured between 2 and 3 or between 5 and 6. The resistivity ρ is given by
where t (15 nm) and W (35 μm) are the thickness and width of the Hall bar. L (190 μm) is the distance between 2 and 3. The measured resistivity is 0.0768 cm, which corresponds to a mobility (where p is the hole concentration ( 
Conclusion
In this study, a very dilute SC1-1 solution (NH 4 OH:H 2 O 2 :H 2 O 1:8:64 mixture) was employed to reduce the thickness of commercially available SOI wafers from 50 nm to 20, 15, 10 and 3 nm. The etch rate is precisely controlled at 0.11Å s −1 based on the self-limited etching speed of the solution. The difference between the targeted and obtained thickness is less than 1 nm. The final thickness deviations are within the original specifications of the SOI wafer. For a 10 nm thick film, the RMS surface roughness is 0.16 nm, which is slightly smaller than the original value of a Unibond SOI wafer (0.2 nm), and the residual stress in the thin film is 24.4 MPa, which is much smaller than the published data from sacrificial oxidation processes. Hole mobility (163 cm 2 V −1 s −1 ), which is close to the value of bulk silicon, is obtained from a bridgetype Hall bar on a 15 nm film. The SOI wafers thinned in this work have been used to fabricate Schottky-barrier MOSFETs with gate lengths down to 30 nm. Excellent performance is observed.
